



# **KONDOR AX**

## **Advanced System Development Board**

### **USER'S MANUAL**

**UM0026**

**Rev. 1.3**

**23.10.2015.**

# Table of contents

<b>1 Introduction .....</b>	<b>1</b>
1.1 BOARD FEATURES .....	1
1.2 BOARD LAYOUT.....	3
1.3 BLOCK SCHEMATIC .....	4
1.4 APPLICATIONS.....	4
<b>2 Powering up the board .....</b>	<b>5</b>
<b>3 Hardware Instructions.....</b>	<b>6</b>
3.1 FLASHING BINARIES TO THE BOARD .....	6
3.2 INTERNAL MMC MEMORY.....	7
3.3 SD CARD .....	7
3.4 BOOT ENVIRONMENT VARIABLES .....	8
3.5 ETHERNET.....	8
3.6 TRANSFERRING FILES .....	9
3.7 TESTS.....	10
3.8 DOWNLOADING FPGA DESIGNS.....	10
3.9 DOWNLOADING FPGA DESIGNS FROM PC USING JTAG.....	10
3.9.1 To ECP5 FPGA.....	10
3.9.2 To SPI FLASH.....	11
3.10 GENERATING FILES FOR EMBEDDED DESIGN .....	12
3.10.1 USING SLAVE SPI .....	12
3.10.2 USING JTAG .....	12
3.11 DOWNLOADING FPGA DESIGNS FROM I.MX6.....	13
3.11.1 USING SLAVE SPI .....	13
3.11.2 USING JTAG .....	14
<b>4 ECP5 .....</b>	<b>15</b>
4.1 CONFIGURATION/PROGRAMMING HEADERS .....	15
4.2 CLOCKING CAPABILITIES.....	16
4.3 SERDES .....	17
4.4 ETHERNET INTERFACE .....	18
4.5 LPDDR3 MEMORY.....	19
4.6 LEDs .....	21
4.7 PROTOTYPING AREA .....	21
4.8 FMC.....	23
4.9 SFP CONNECTORS .....	32
4.10 INTERFACES WITH I.MX6 PROCESSOR .....	33

4.10.1	PCIe.....	33
4.10.2	EIM.....	34
4.10.3	SPI, UART, I2C .....	35
<b>5</b>	<b>i.MX6.....</b>	<b>36</b>
5.1	BOOT.....	36
5.2	DEBUG .....	37
5.3	SPI FLASH .....	38
5.4	EMMC.....	38
5.5	SD CARD .....	38
5.6	HDMI .....	38
5.7	DDR3.....	38
5.8	ETHERNET INTERFACE .....	39
5.9	CAMERA INTERFACE .....	39
5.10	USB OTG .....	39
5.11	UART.....	39
5.12	LEDs .....	40
5.13	INTERFACES WITH THE ECP5UM FPGA .....	40
	<b>Errata for PCB Revisions A &amp; B .....</b>	<b>42</b>
	<b>Index of Tables .....</b>	<b>43</b>
	<b>Terms of use .....</b>	<b>44</b>
	<b>Contact info .....</b>	<b>44</b>

## Revision History

Revision	Date	Author	Modification
1.0	02.09.2014.	BS	Initial
1.1	30.09.2015.	IP	Revamp
1.2	07.10.2015.	IP	Updates
1.3	23.10.2015	IP	Minor updates

## Related Documents

ID	Code	Description
1	UM0027	KONDOR AX - Linux BSP Build Setup Guide
2	UM0028	KONDOR AX - Basic Demos Guide
3	UM0029	KONDOR AX - Basic Demos Reference Design Guide

# 1 Introduction

The KONDOR AX - Advanced System Development Board is targeted for demo, evaluation and development of RTL, hardware and software in wireless, wireline and computing applications. An ECP5UM FPGA and i.MX6 processor with numerous connectivity options can assist engineers with prototyping, developing and testing their specific designs. This user's guide describes revision B of the KONDOR AX - Advanced System Development Board featuring the ECP5 LFE5UM-85F-BG756 FPGA and Freescale i.MX6 Solo Processor.

## 1.1 Board Features

*Table 1: Board features*

Category	ECP5*	i.MX6**
Description	<b>FPGA</b> <ul style="list-style-type: none"> <li>• Lattice ECP5</li> <li>• ECP5 LFE5UM-85F-BG756</li> <li>• 84.000 LUTs</li> <li>• 207 Block RAMs</li> <li>• 156 18x18 Multipliers</li> <li>• 365 IO pins</li> <li>• 4 SERDES channels (In/out)</li> <li>• 400 MHz LPDDR3 Memory Support</li> <li>• 4 PLLs, 4 DLLs</li> </ul>	<b>Freescale i.MX6 Solo ARM</b> <ul style="list-style-type: none"> <li>• ARM® Cortex™-A9 1 GHz</li> <li>• 512 KB L2 cache</li> <li>• MIPI-HSI</li> <li>• PCIe 2.0 (1 lane)</li> <li>• Freescale PF100 power management unit</li> <li>• GPU 3D - Vivante GC880</li> <li>• Video Decode   1080p30 + D1</li> <li>• Video Encode   1080p30 H.264 BP/ Dual 720p encode</li> </ul>
Programming options	<ul style="list-style-type: none"> <li>• On-board USB JTAG interface</li> <li>• 10-pin JTAG header</li> <li>• Using i.MX6 processor</li> </ul>	
Memory	<ul style="list-style-type: none"> <li>• LPDDR3-1600</li> <li>• EDF8132A1MC-GD-F</li> <li>• 800 MHz Clock Rate</li> <li>• <b>1x</b> 32-bit channel</li> <li>• 512 MB Memory</li> </ul>	<ul style="list-style-type: none"> <li>• 32-bit DDR3 memory</li> <li>• 64Mbit SPI Flash memory</li> <li>• eMMC memory</li> <li>• Micro SD Card</li> </ul>
Connectivity options	<ul style="list-style-type: none"> <li>• 2 SFP cages</li> <li>• FMC Connector</li> <li>• GPIO header</li> <li>• GPIO (differential) header</li> <li>• 10/100 Ethernet (RMII)</li> <li>• UART (using USB JTAG interface)</li> </ul>	<ul style="list-style-type: none"> <li>• HDMI output</li> <li>• Gigabit ethernet</li> <li>• OTG USB</li> <li>• USB serial interface</li> <li>• Camera interface</li> </ul>
Other peripherals	<ul style="list-style-type: none"> <li>• <b>4x</b> Single color LEDs</li> <li>• <b>4x</b> Dual color LEDs</li> </ul>	<ul style="list-style-type: none"> <li>• <b>6x</b> Status LEDs</li> </ul>

Category	ECP5*	<i>i.MX6</i> **
Communication with on-board i.MX6 processor	<ul style="list-style-type: none"><li>• PCIe x1 interface</li><li>• EIM interface</li><li>• I2C, SPI, UART</li></ul>	
Power Supply	<ul style="list-style-type: none"><li>• 12V Input</li></ul>	
Boot Options	<ul style="list-style-type: none"><li>• From 64 Mbit on-board SPI Flash memory</li><li>• SPI Slave mode</li></ul>	
Clocking	<ul style="list-style-type: none"><li>• Onboard 100MHz Differential Oscillator</li><li>• Si5338 Clock Generator</li></ul>	
Manufacturing	<ul style="list-style-type: none"><li>• RoHS Compliant</li></ul>	

## 1.2 Board Layout




Figure 1. KONDOR AX - Advanced System Development Board



**Caution:** The KONDOR AX - Advanced System Development Board contains ESD-sensitive components. ESD safe practices should be followed while handling and using the evaluation board.

## 1.3 Block schematic




Figure 2. ECP5 COM Board Block Schematic

## 1.4 Applications

- HetNet & Small Cells
- Industrial IoT
- Cameras & Displays

## 2 Powering up the board

The KONDOR AX - Advanced System Development Board is ready to power on. To power on the board connect 12 V DC (1.5 A) power supply and then press S1 switch to apply power. A blue LED in the switch S1 indicate if the power is applied to the board. Table 2. shows all nominal voltages and the corresponding test points (please take a note that i.MX6 processor can dynamically adjust voltages depending on CPU load).

*Table 2. Nominal voltages*

Power	Voltage Range	Test Point
<b>i.MX6</b>		
MMPF0100 OTP		TP1
i.MX6 Core	1.35 V (Dynamic)	TP2
i.MX6 DDR3	1.5 V	TP3
i.MX6 SOC	1.35 V (Dynamic)	TP4
i.MX6 AUX	1.35 V ±5%	TP5
i.MX6 3.3V	3.3 V ±5%	TP6
i.MX6 5V	5 V ±5%	TP7
i.MX6 LDO2	1.5 V ±5%	TP8
i.MX6 LDO3	2.5 V ±5%	TP9
i.MX6 LDO4	1.8 V ±5%	TP10
i.MX6 LDO5	2.8 V ±5%	TP11
i.MX6 LDO6	3.3 V ±5%	TP12
i.MX6 NVS	3.0 V ±5%	TP13
i.MX6 SYS	4.2 V ±5%	TP14
DDR3 VTT	0.75 V	TP25
<b>ECP5</b>		
ECP5 Core	1.1 V ±5%	TP16
ECP5 3.3 V	3.3 V ±5%	TP17
ECP5 1.2 V	1.2 V ±5%	TP18
ECP5 2.5 V	2.5 V ±5%	TP19
ECP5 1.8 V	1.8 V ±5%	TP20
LPDDR3 REF	0.6 V	TP21
LPDDR3 VTT	0.6 V	TP22
ECP5 Serdes Core	1.1 V	TP23
ECP5 Serdes IO LDO	1.2 V	TP24

Default power sequencing ensures that the ECP5UM FPGA will be powered after the i.MX6 processor.

## 3 Hardware Instructions

Freescale i.MX6 ARM CPU supports many boot options. Here we are going to show the most often used scenario, where:

- Boot is in SPI flash
- Boot environment variables are in SPI flash
- (Start of MMC is reserved for optional boot and variables)
- Kernel is on MMC partition 1 formatted with FAT file system
- Linux main file system is on MMC partition 2 formatted with EXT3 file system

We will also show how to use SD card instead of MMC for kernel and main file system.

### 3.1 Flashing binaries to the board

Board is constructed in such way that it supports being programmed even when all memories are completely empty/new. We provide all the necessary software.

#### Preparation:

1. Turn Off power supply
2. Set 2-pole switch SW4 to 0 1 (programming mode)
3. Set 8-pole switch SW3 to 0 1 1 0 0 0 0 0 (boot from SPI flash, other settings not relevant now)
4. Connect USB cable to U24 micro USB connector and a Windows PC, - *this is for serial terminal printouts and commands*
5. Connect USB cable to U20 micro USB connector and a Windows PC, - *this is for downloading files into processors memory chips*
6. Prepare software package on the PC:
  - open cfg.ini file,
  - verify [LIST] section has entry "name = ecp5com mmc" (without quotation marks)

Individual switches on SW3 and SW4 are counted as 1 if they are closer to printed "ON" marking on the board. Printed "1" on the board means pin 1, out of 2 or 8 total pins.

Turn on power supply. In **Control Panel -> Devices and printers**, a new device with name **Rigel** should appear. This is the ARM CPU signaling it is ready for software download.

Optionally, open **Teraterm** or similar serial terminal monitor utility. It enables monitoring progress of flash operations and later sending commands to the board.

## 3.2 Internal MMC memory

- Start **MfgTool2.exe**. It should detect a "**HID compliant device**". Press "**Start**" button. Wait 5-10 minutes until progress bar in MfgTool turns green and there is message "**Update complete**".
- If Windows asks do you want to format a new disk drive, press Cancel.
- Press "**Stop**" and "**Exit**", close the application. The programming of the board is complete.
- Turn off power supply.
- Set 2-pole switch SW 4 to 1 0 (operating mode).
- Turn on power supply. Terminal application should display boot messages, then kernel loading and finally Linux command line prompt. Log in as "root".

## 3.3 SD card

If, for any reason, you don't want to use internal MMC but SD card for Linux file system, that scenario is supported too.

To use SD card instead of internal MMC memory:

- Turn off power supply, insert micro SD card (8 GB cards are verified to work; generally any one from 2..32 GB should work depending on size of main file system)
- Repeat all the steps for flashing binaries to MMC, except in cfg.ini change [LIST] section entry into "name = ecp5com sd"

The flashing should last 10-20 minutes, depending on the speed of SD card.

## 3.4 Boot environment variables

To edit boot environment variables, press **Enter** key while boot is displaying the countdown.

"**help**" lists all the available commands.

"**printenv**" shows current environment variables.

**set varname 'new contents'** // sets varname

**set varname** // destroys a variable

"**saveenv**" saves changes permanently, always do it twice because rarely it doesn't work (on other boards, not verified yet on ECP5COM)

**setenv bootcmd 'run bootcmd\_mmc'** // ... activates MMC, **bootcmd\_sd** activates SD

"**reset**" resets the board nicely

"**Bad CRC, using default environment**" is normal message after the board was just programmed. Do "saveenv" to remote the warning.

## 3.5 Ethernet

By default the board is set to boot without enabling network.

Type:

```
> ifconfig eth0 up 192.168.2.222
```

to enable networking. This is just an example, you might need specify a different address depending on the configuration of your local network.

To use DHCP instead of a fixed address, edit bootargs\_mmc or bootargs\_sd boot variable and append "ip=dhcp".

## 3.6 Transferring files

To transfer files to the board, activate networking first. Then use:

- wget [http://ip\\_address:port/folder/file.ext](http://ip_address:port/folder/file.ext) // ... to transfer file.ext to current folder on the board
- wget [http://ip\\_address:port/folder/file.ext](http://ip_address:port/folder/file.ext) -O /local\_folder/local\_file.ext // ... to save the file with different path/name

For executable files, after transfer also do:

```
> chmod 755 file.ext
```

... or:

```
> chmod +x file.ext
```

If you are transferring kernel:

- cd /mnt
- mkdir temp
- mount /dev/mmcblk0p1 /mnt/temp // exact disk index depends whether MMC or SD is used
- cd temp
- mv ./ulmage ./ulmage-old
- wget [http://server\\_address/ulimage](http://server_address/ulimage)
- reboot

Server addresses in examples above refer to a machine where a web server, needed to serve files, is running. Any web server shall be usable, in practice Apache and Mongoose were verified to be compatible and work reliably.

Some of other options for transferring files to the board are:

- using SD card
- using mfg-tool and board in programming mode to do nothing but append new files to Linux file system

## 3.7 Tests

All test files are in /ecp5com folder. Some other functions present in the system are:

- HDMI shall work immediately and display a basic Gnome windowing system
- UART works if serial terminal works
- USB works if flashing binaries works
- USB OTG can be tested with a USB OTG cable and USB memory stick or mouse; more extensive support is work in progress
- LEDs (and CPU GPIO) can be tested using test\_led.lxe

## 3.8 Downloading FPGA designs

While following chapters describe four possible ways to transfer designs to FPGA, it suffices to use only one of them, most suitable for desired use.

Direct download to FPGA is useful when having multiple versions under development.

For verified and stable designs, best choice is downloading them into SPI flash.

For designs under development or when you want to be able to switch between several designs in short time, best choice is using slave SPI.

JTAG method (from i.MX6) is supported for completeness and seems to have no benefits over slave SPI.

## 3.9 Downloading FPGA designs from PC using JTAG

### 3.9.1 To ECP5 FPGA

1. Connect micro USB cable to U33 connector on the board, install necessary USB/serial port drivers on the PC if required.
2. Start **Lattice Diamond Programmer** tool and select matching communication port for transferring data to the board.
3. **Device Family** should be **ECP5UM**; **Device** should be **LFE5UM-85F**.

4. Double click on the cell in **Operation** column to open **Device properties** dialog box. Set **Access mode** to **JTAG 1532 Mode**; set **Operation** to **Fast Program**.
5. Under **Programming file**, select the desired **.bit** file containing FPGA design.
6. Close the dialog box by clicking **OK**.
7. **Menu Design → Program**.

### 3.9.2 To SPI flash

1. Connect micro USB cable to U33 connector on the board, install necessary USB/serial port drivers on the PC if required.
2. Start **Lattice Diamond Programmer** tool and select matching communication port for transferring data to the board.
3. **Device Family** should be **ECP5UM**; **Device** should be **LFE5UM-85F**.
4. Double click on the cell in **Operation** column to open **Device properties** dialog box. Set **Access mode** to **SPI Flash Background Programming**; set **Operation** to **SPI Flash Erase, Program, Verify**.
5. Under **Programming file**, select the desired **.bit** file containing FPGA design. **Family** should be **SPI Serial Flash**. **Vendor** is **STMicro**; **Device** is **SPI-M25P64**; **Package** is **8-lead VDFPN8**.
6. **Load from File** start and end addresses.
7. Close the dialog box by clicking **OK**.
8. **Menu Design → Program**.

Note: since the design is saved into flash memory, it will "survive" board resets and shutdowns.

## 3.10 Generating files for embedded design

### 3.10.1 Using Slave SPI

Start **Lattice Diamond Programmer** tool. The USB cable is not required.

1. Set **Device Family** to **ECP5UM**; set **Device** to **LFE5UM-85F**.
2. Double click on the cell in **Operation** column to open **Device properties** dialog box. Set **Access mode** to **Slave SPI Interface Programming**; set **Operation** to **Slave SPI Fast Program**.
3. Select desired **.bit** file as usual.
4. **File → Save Untitled As**, save an **.xcf** file into a desired folder.

Start **Lattice Diamond Deployment Tool**.

1. **Create New Deployment**.
2. Set **Function Type** to **Embedded System**; set **Output File Type** to **Slave SPI Embedded**. Click **OK**.
3. Turn on the check mark **Input XCF File**. Select previously saved **.xcf** file. Click **Next**.
4. **Compress embedded files** should be selected. **Next**.
5. Optionally change folder, and give recognizable names to algorithm and data file. **Next**.
6. **Generate**.

### 3.10.2 Using JTAG

Start **Lattice Diamond Programmer** tool. The USB cable is not required.

1. Set **Device Family** to **ECP5UM**; set **Device** to **LFE5UM-85F**.
2. Double click on the cell in **Operation** column to open **Device properties** dialog box. Set **Access mode** to **JTAG 1532 Mode**; set **Operation** to **Fast Program**.
3. Select desired **.bit** file as usual.
4. **Menu File → Save Untitled As**, save an **.xcf** into a desired folder.

Start **Lattice Diamond Deployment Tool**.

1. **Create New Deployment.**
2. Set **Function Type** to **Embedded System**; set **Output File Type** to **JTAG Full VME Embedded**. Click **OK**.
3. Turn on the check mark **Input XCF File**. Select previously saved **.xcf** file. Click **Next**.
4. **Compress VME File** and **Include Header** should be selected. **Next**.
5. Optionally change folder, and give recognizable name to output file. **Next**.
6. **Generate**.

## 3.11 Downloading FPGA designs from i.MX6

### 3.11.1 Using Slave SPI

Connect a micro USB cable to U24 connector. Board should be recognized as virtual port. Start a terminal application, choose appropriate virtual port and baud rate 115200 bps.

Transfer algorithm (.sea) and data (.sed) file to the board - see Kondor Hardware Instruction Manual document for description of download procedure. Let's assume files are named spi\_algo.sea and spi\_data.sed.

Navigate to /ecp5com/demos/demo\_\* (\* indicates number of demo) folder:

```
> cd /ecp5com/demos/demo_*
```

Launch SPI programming application:

```
> ../../sspiem.lxe spi_algo.sea spi_data.sed
```

Programming should last a couple of seconds.

Note: since the design is saved directly into FPGA, it will not "survive" shutdowns, but algorithm and data file will remain stored in file system. ARM CPU can be reset while preserving FPGA design by pressing reset switch on the board or telling it to:

```
> reboot
```

### 3.11.2 Using JTAG

Connect a micro USB cable to U24 connector. Board should be recognized as virtual port. Start a terminal application, choose appropriate virtual port and baud rate 115200 bps.

Transfer design file (.vme) to the board - see Kondor Hardware Instruction Manual document for description of download procedure. Let's assume file is named jtag.vme.

Navigate to /ecp5com/demos/demo\_\* (\* indicates number of demo) folder:

```
> cd /ecp5com/demos/demo_*
```

Launch JTAG programming application:

```
> ../../ispvme.lxe jtag.vme
```

Programming should last about 3.5 minutes.

Note: since the design is saved directly into FPGA, it will not "survive" shutdowns, but algorithm and data file will remain stored in file system. ARM CPU can be reset while preserving FPGA design by pressing reset switch on the board or telling it to:

```
> reboot
```

•

## 4 ECP5

### 4.1 Configuration/Programming Headers

The ECP5 FPGA can be programmed using Diamond Programmer software with build-in USB download controller (FT2232) or external Lattice download cable using 10-pin 100mil header. To use build-in USB download controller, simply connect standard USB cable from micro USB connector (U33) to your PC. The PC will detect dual UART device, making the build-in cable available for use in Diamond Programmer software.

To use external Lattice download cable, jumper J8 has to be closed. This will disconnect the build-in USB download controller. When the build-in USB download cable is disconnected, the external Lattice download cable can be connected to 10-pin J7 header. The J7 header pinout is given in Table 3.

Table 3. JTAG Header Pinout (J7)

Pin	Function	Pin	Function
1	VCC/PWR	6	TMS
2	TDO	7	GND
3	TDI	8	TCK
4	PROG_N	9	DONE
5	NC	10	INIT_N

After power-up the ECP5 FPGA is in MSPI mode and it will try to configure itself from a SPI Flash memory (Micron M25P64-VME6TG device). The SPI Flash memory can be programmed using easily via JTAG port.

Additionally, the i.MX6 processor can program the ECP5 FPGA using either JTAG mode or SSPI mode. While the i.MX6 processor is using JTAG mode to program the ECP5 FPGA, build-in USB download controller and the J7 header are disconnected from the FPGA. When the ECP5 FPGA is in SSPI mode, SPI flash memory (U27) is disconnected from the FPGA. Details how to configure and program FPGA using the i.MX6 processor can be found in **software manual**.

There are several LEDs on the board to indicate the ECP5 FPGA programming status. They are listed in Table 4.

*Table 4. Programming status LEDs*

LED	Color	Function
D15	Red	INITn
D16	Green	PROGRAMn
D17	Red	DONE

## 4.2 Clocking capabilities

The KONDOR AX - Advanced System Development Board provides several clock sources for the ECP5 device. A 100 MHz oscillator (Y6) with differential output provides clock for LPDDR3 memory interface. A Si5338 clock generator (U62) is used to provide two reference clocks for SERDES (for DCU0 and DCU1). The Si5338 device has 27 MHz clock input and it is capable of synthesizing any frequency on each of outputs and it is programmable via an I2C serial interface.

In case of DCU 0 dual, reference clock source can be either the Si5338 clock generator or FMC module. Switch between these two clock sources are done with U47 and U48 passive capacitor mux. When capacitors are mounted between pads 1 and 2 Si5338 clock generator is used as SERDES reference clock source. When capacitors are mounted between pads 2 and 3 FMC module is used as SERDES reference clock source. The I2C bus used for the Si5338 clock generator control is connected to the SYS\_I2C\_SCL and SYS\_I2C\_SDA signals. Connection of SYS\_I2C bus is given in table below.

*Table 5. SYS\_I2C bus*

Signal Name	ECP5 pin #
SYS_I2C_SCL	AK1
SYS_I2C_SDA	AH1

**Note:** PCIe reference clock is not connected to the ECP5 FPGA. When using PCIe interface the Si5338 clock generator has to be programmed to provide 100 MHz reference clock per PCIe specification. As consequence of this, clock spread should not be enabled on PCIe interface.




Figure 3. FPGA Clocking Scheme

## 4.3 SERDES

The ECP5 LFE5UM-85 features four SERDES channels arranged into two Duals. On the KONDOR AX - Advanced System Development Board following interfaces can be implemented using SERDES channels:

- *Single line PCIe*
- *Dual port CPRI*
- *Dual Port HiGig/SGMII/GigE*
- *Dual port JESD204B*

Due to limited number of available SerDes lanes not all interfaces can be implemented at same time. SerDes lanes used by each interface is given in Table 6.

Table 6. SerDes lanes used by interface

Interface	Used channels
PCIe	L0
CPRI	L2, L3
HiGig/SGMII/GigE	L2, L3
JESD204B	L0, L1

Selection of each interface to SerDes channels is done using passive capacitor (or resistor, if DC coupling is required) network. Each differential lane has two passive networks. List of passive networks for each differential lane, capacitors positions in the passive network, and selected interfaces for that position are given in Table 7.

*Table 7. List of selected interfaces defined by capacitor position in passive network*

Lane	Passive Network Designator	Capacitor position	Selected Interface
<b>L0_TX</b>	U38/U36	1-2	PCIe
<b>L0_RX</b>	U35/U37	1-2	PCIe
<b>L0_TX</b>	U38/U36	3-2	FMC connector
<b>L0_RX</b>	U35/U37	3-2	FMC connector
<b>L1_TX</b>	-	-	FMC connector
<b>L1_RX</b>	-	-	FMC Connector
<b>L2_TX</b>	U40/U42	1-2	SFP cage 0
<b>L2_RX</b>	U39/U41	1-2	SFP cage 0
<b>L2_TX</b>	U40/U42	3-2	FMC connector
<b>L2_RX</b>	U39/U41	3-2	FMC connector
<b>L3_TX</b>	U44/U46	1-2	SFP cage 1
<b>L3_RX</b>	U43/U45	1-2	SFP cage 1
<b>L3_TX</b>	U44/U46	3-2	FMC connector
<b>L3_RX</b>	U43/U45	3-2	FMC connector

Summary of possible interfaces usage combinations is given in Table 8.

*Table 8. Summary of possible interfaces usage*

Lane		Interface		
<b>L0</b>	PCIe	JESD204B	PCIe	JESD204B
<b>L1</b>	-	JESD204B	-	JESD204B
<b>L2</b>	CPRI	CPRI	HiGig/SGMII/GigE	HiGig/SGMII/GigE
<b>L3</b>	CPRI	CPRI	HiGig/SGMII/GigE	HiGig/SGMII/GigE

## 4.4 Ethernet interface

A KSZ8081RNB physical-layer transceiver, supporting 10Base-T/100Base-TX for transmission and reception of data over CAT-5 UTP cable, is included on the board. The RJ45 connector (J13) includes network magnetics providing the proper signal conditioning, electro-magnetic interference suppression and signal isolation. This connector includes two status LEDs (status LEDs configuration can be changed via MDC/Mdio interface). Reduced Media Independent Interface (RMII) is used for interface with the ECP5 FPGA. The ECP5 FPGA has to provide 50 MHz clock to the KSZ8081RNB transceiver. Table 9. Shows the pin connections of the interface between the ECP5 and the KSZ8081RNB.

*Table 9. RMII interface pinout*

Signal	ECP5 Pin #
RMII_RXD_0	B7
RMII_RXD_1	F8
RMII_RXDV	D7
RMII_RXER	A3
RMII_RXC	A4
RMII_TXD_0	A7
RMII_TXD_1	E8
RMII_TXEN	D8
RMII_CLK50	C17
RMII_MDC	A5
RMII_MDIO	C7
RMII_RST	A2
RMII_INTRP	C10

## 4.5 LPDDR3 Memory

On the KONDOR AX - Advanced System Development Board the ECP5 FPGA interfaces with a 32-bit wide LPDDR3 memory device (U49). Voltage reference for HSUL12 interfaces is generated with a TPS51200 Termination Regulator.

*Table 10. List of signals associated with LPDDR3 memory*

Signal	ECP5 Pin #	Signal	ECP5 Pin #
<b>Address and Control</b>			
LPDDR3_CK_P	C5	LPDDR_CA2	J6
LPDDR3_CK_N	D5	LPDDR_CA3	J7
LPDDR_CE0	K3	LPDDR_CA4	K6
LPDDR_CE1	L2	LPDDR_CA5	L4
LPDDR_CS0	J4	LPDDR_CA6	K7
LPDDR_CS1	H2	LPDDR_CA7	L7
LPDDR_ODT	K4	LPDDR_CA8	N4
LPDDR_CA0	H6	LPDDR_CA9	N7
LPDDR_CA1	H5		
<b>DATA</b>			
LPDDR_DQ0	R3	LPDDR_DQ16	Y1
LPDDR_DQ1	N1	LPDDR_DQ17	AD1
LPDDR_DQ2	W3	LPDDR_DQ18	AE3
LPDDR_DQ3	U1	LPDDR_DQ19	AE1
LPDDR_DQ4	P3	LPDDR_DQ20	AB4
LPDDR_DQ5	U3	LPDDR_DQ21	AB3
LPDDR_DQ6	T3	LPDDR_DQ22	AC1
LPDDR_DQ7	T1	LPDDR_DQ23	AD4

Signal	ECP5 Pin #	Signal	ECP5 Pin #
<b>DATA</b>			
<b>LPDDR_DQS0_P</b>	R1	<b>LPDDR_DQS2_P</b>	AC3
<b>LPDDR_DQQ0_N</b>	T2	<b>LPDDR_DQQ2_N</b>	AB2
<b>LPDDR_DM0</b>	P1	<b>LPDDR_DM2</b>	AB1
<b>LPDDR_DQ8</b>	AE4	<b>LPDDR_DQ24</b>	V7
<b>LPDDR_DQ9</b>	AD6	<b>LPDDR_DQ25</b>	U6
<b>LPDDR_DQ10</b>	Y4	<b>LPDDR_DQ26</b>	P5
<b>LPDDR_DQ11</b>	Y6	<b>LPDDR_DQ27</b>	R6
<b>LPDDR_DQ12</b>	AE5	<b>LPDDR_DQ28</b>	V6
<b>LPDDR_DQ13</b>	AC6	<b>LPDDR_DQ29</b>	U4
<b>LPDDR_DQ14</b>	W4	<b>LPDDR_DQ30</b>	T4
<b>LPDDR_DQ15</b>	AC7	<b>LPDDR_DQ31</b>	P4
<b>LPDDR_DQS1_P</b>	AB5	<b>LPDDR_DQS3_P</b>	R4
<b>LPDDR_DQQ1_N</b>	AB6	<b>LPDDR_DQQ3_N</b>	T5
<b>LPDDR_DM1</b>	Y5	<b>LPDDR_DM3</b>	T7

In order to improve immunity to SSO induced noise several IO pins in banks 6 and 7 are used as virtual VCC. In Table 11. are listed all pins that are used as virtual VCC pins.

*Table 11. List of virtual VCC pins*

ECP5 Pin #	Voltage	ECP5 Pin #	Voltage
<b>T6</b>	1.2 V	<b>W5</b>	1.2 V
<b>U5</b>	1.2 V	<b>Y7</b>	1.2 V
<b>U2</b>	1.2 V	<b>F4</b>	1.2 V
<b>Y3</b>	1.2 V	<b>D2</b>	1.2 V
<b>V1</b>	1.2 V	<b>N6</b>	1.2 V
<b>W1</b>	1.2 V	<b>L6</b>	1.2 V
<b>AE2</b>	1.2 V	<b>K5</b>	1.2 V
<b>AC2</b>	1.2 V	<b>L3</b>	1.2 V
<b>AD3</b>	1.2 V	<b>L1</b>	1.2 V
<b>W2</b>	1.2 V	<b>H3</b>	1.2 V
<b>AD7</b>	1.2 V	<b>J3</b>	1.2 V
<b>AB7</b>	1.2 V	<b>E1</b>	1.2 V

## 4.6 LEDs

The LEDS provided on the KONDOR AX - Advanced System Development Board are connected to general purpose FPGA I/Os. These LEDs provide status for user designs. The LEDs illuminate when the FPGA output is driven HIGH. Table 12. shows the LED and associated FPGA pins.

*Table 12. LED Definitions*

LED Number	ECP5 Pin #	PCB Designator	LED Color
<b>LED0</b>	J26	D18 (Dual LED)	Red
<b>LED1</b>	J27	D18 (Dual LED)	Green
<b>LED2</b>	K27	D19 (Dual LED)	Red
<b>LED3</b>	K26	D19 (Dual LED)	Green
<b>LED4</b>	A9	D20 (Dual LED)	Blue
<b>LED5</b>	F10	D20 (Dual LED)	Green
<b>LED6</b>	D10	D21 (Dual LED)	Blue
<b>LED7</b>	E10	D21 (Dual LED)	Green
<b>LED8</b>	AH3	D24	Amber
<b>LED9</b>	AK3	D23	Green
<b>LED10</b>	AL13	D22	Green
<b>LED11</b>	K30	D25	Amber

## 4.7 Prototyping area

The prototyping area provided on the KONDOR AX - Advanced System Development Board is consisted of two expansion connectors (not mounted). The first connector (J17) is two row 36 pin 100 mils (2.54 mm) header. It is intended to interface with 3.3V LVCMOS or LVTTL logic. On the header J17 I2C bus, 3.3 V power rail and ground signals are available, resulting with up to 28 signals that can be interfaced. Pinout of the J17 header is given in Table 13.

*Table 13. Header J17 Pinout*

Pin	Signal	ECP5 Pin #	Pin	Signal	ECP5 Pin #
<b>1</b>	GND	-	<b>19</b>	EXP_D12	H30
<b>2</b>	GND	-	<b>20</b>	EXP_D13	D29
<b>3</b>	3.3 V	-	<b>21</b>	GND	-
<b>4</b>	3.3 V	-	<b>22</b>	GND	-
<b>5</b>	SYS_I2C_SCL	AK1	<b>23</b>	EXP_D14	H31
<b>6</b>	SYS_I2C_SDA	AH1	<b>24</b>	EXP_D15	D32
<b>7</b>	EXP_D0	D30	<b>25</b>	EXP_D16	H32
<b>8</b>	EXP_D1	F28	<b>26</b>	EXP_D17	E29

<b>Pin</b>	<b>Signal</b>	<b>ECP5 Pin #</b>	<b>Pin</b>	<b>Signal</b>	<b>ECP5 Pin #</b>
<b>9</b>	EXP_D2	D31	<b>27</b>	EXP_D18	J32
<b>10</b>	EXP_D3	C29	<b>28</b>	EXP_D19	E32
<b>11</b>	EXP_D4	E30	<b>29</b>	EXP_D20	K31
<b>12</b>	EXP_D5	C30	<b>30</b>	EXP_D21	F29
<b>13</b>	EXP_D6	H27	<b>31</b>	EXP_D22	N29
<b>14</b>	EXP_D7	B32	<b>32</b>	EXP_D23	F32
<b>15</b>	EXP_D8	H28	<b>33</b>	EXP_D24	N30
<b>16</b>	EXP_D9	C31	<b>34</b>	EXP_D25	F31
<b>17</b>	EXP_D10	J29	<b>35</b>	EXP_D26	P27
<b>18</b>	EXP_D11	C32	<b>36</b>	EXP_D27	F30

Second expansion header (J18) is two row 36-pin 2 mm pitch header. It is intended to interface with high speed differential LVDS signals. Pinout of the J18 header is given in Table 14.

*Table 14. Header J18 Pinout*

<b>Pin</b>	<b>Signal</b>	<b>ECP5 Pin #</b>	<b>Pin</b>	<b>Signal</b>	<b>ECP5 Pin #</b>
<b>1</b>	GND	-	<b>19</b>	EXP_LVDS4_N	T28
<b>2</b>	GND	-	<b>20</b>	EXP_LVDS4_P	R29
<b>3</b>	EXP_LVDS0_N	P30	<b>21</b>	GND	-
<b>4</b>	EXP_LVDS0_P	P31	<b>22</b>	GND	-
<b>5</b>	GND	-	<b>23</b>	EXP_LVDS5_N	V29
<b>6</b>	GND	-	<b>24</b>	EXP_LVDS5_P	U29
<b>7</b>	EXP_LVDS1_N	P32	<b>25</b>	GND	-
<b>8</b>	EXP_LVDS1_P	N32	<b>26</b>	GND	-
<b>9</b>	GND	-	<b>27</b>	EXP_LVDS6_N	U28
<b>10</b>	GND	-	<b>28</b>	EXP_LVDS6_P	T29
<b>11</b>	EXP_LVDS2_N	T31	<b>29</b>	GND	-
<b>12</b>	EXP_LVDS2_P	R32	<b>30</b>	GND	-
<b>13</b>	GND	-	<b>31</b>	EXP_LVDS7_N	V26
<b>14</b>	GND	-	<b>32</b>	EXP_LVDS7_P	V27
<b>15</b>	EXP_LVDS3_N	U32	<b>33</b>	GND	-
<b>16</b>	EXP_LVDS3_P	T32	<b>34</b>	GND	-
<b>17</b>	GND	-	<b>35</b>	EXP_LVDS_CL_N	T26
<b>18</b>	GND	-	<b>36</b>	EXP_LVDS_CL_P	R26

## 4.8 FMC

A FPGA Mezzanine Card (FMC) connector is available on the KONDOR AX - Advanced System Development Board. Details and comments on connected signals are given in Table 15. Details how to set passive mux selectors in order to connect SERDES lanes to the FMC connector are given in section 0. VCC\_FMC can be selected to 1.8 V or 3.3 V. To set VCC\_FMC to 1.8 V pins 3 and 2 of a J16 header should be shorted. To set VCC\_FMC to 3.3 V pins 1 and 2 of a J16 header should be shorted.

*Table 15. FMC Connector Pinout*

FMC Pin	FMC Port	Signal Name	ECP5 Pin #	Comment
<b>A1</b>	GND			
<b>A2</b>	DP1_M2C_P	FMC_RXCH1_P	AM11	
<b>A3</b>	DP1_M2C_N	FMC_RXCH1_N	AM12	
<b>A4</b>	GND			
<b>A5</b>	GND			
<b>A6</b>	DP2_M2C_P	FMC_RXCH2_P	AM17	Set U41 to select FMC
<b>A7</b>	DP2_M2C_N	FMC_RXCH2_N	AM18	Set U39 to select FMC
<b>A8</b>	GND			
<b>A9</b>	GND			
<b>A10</b>	DP3_M2C_P	FMC_RXCH3_P	AM20	Set U45 to select FMC
<b>A11</b>	DP3_M2C_N	FMC_RXCH3_N	AM21	Set U43 to select FMC
<b>A12</b>	GND			
<b>A13</b>	GND			
<b>A14</b>	DP4_M2C_P	-		
<b>A15</b>	DP4_M2C_N	-		
<b>A16</b>	GND			
<b>A17</b>	GND			
<b>A18</b>	DP5_M2C_P	-		
<b>A19</b>	DP5_M2C_N	-		
<b>A20</b>	GND			
<b>A21</b>	GND			
<b>A22</b>	DP1_C2M_P	FMC_TXCH1_P	AK12	
<b>A23</b>	DP1_C2M_N	FMC_TXCH1_N	AK13	
<b>A24</b>	GND			
<b>A25</b>	GND			
<b>A26</b>	DP2_C2M_P	FMC_TXCH2_P	AK18	Set U42 to select FMC
<b>A27</b>	DP2_C2M_N	FMC_TXCH2_N	AK19	Set U40 to select FMC
<b>A28</b>	GND			
<b>A29</b>	GND			
<b>A30</b>	DP3_C2M_P	FMC_TXCH3_P	AK21	Set U46 to select FMC
<b>A31</b>	DP3_C2M_N	FMC_TXCH3_N	AK22	Set U44 to select FMC
<b>A32</b>	GND			

FMC Pin	FMC Port	Signal Name	ECP5 Pin #	Comment
<b>A33</b>	GND			
<b>A34</b>	DP4_C2M_P	-		
<b>A35</b>	DP4_C2M_N	-		
<b>A36</b>	GND			
<b>A37</b>	GND			
<b>A38</b>	DP5_C2M_P	-		
<b>A39</b>	DP5_C2M_N	-		
<b>A40</b>	GND			
<b>B1</b>	RES1/CLK_DIR	-		
<b>B2</b>	GND			
<b>B3</b>	GND			
<b>B4</b>	DP9_M2C_P	-		
<b>B5</b>	DP9_M2C_N	-		
<b>B6</b>	GND			
<b>B7</b>	GND			
<b>B8</b>	DP8_M2C_P	-		
<b>B9</b>	DP8_M2C_N	-		
<b>B10</b>	GND			
<b>B11</b>	GND			
<b>B12</b>	DP7_M2C_P	-		
<b>B13</b>	DP7_M2C_N	-		
<b>B14</b>	GND			
<b>B15</b>	GND			
<b>B16</b>	DP6_M2C_P	-		
<b>B17</b>	DP6_M2C_N	-		
<b>B18</b>	GND			
<b>B19</b>	GND			
<b>B20</b>	GBTCLK1_M2C_P	-		
<b>B21</b>	GBTCLK1_M2C_N	-		
<b>B22</b>	GND			
<b>B23</b>	GND			
<b>B24</b>	DP9_C2M_P	-		
<b>B25</b>	DP9_C2M_N	-		
<b>B26</b>	GND			
<b>B27</b>	GND			
<b>B28</b>	DP8_C2M_P	-		
<b>B29</b>	DP8_C2M_N	-		
<b>B30</b>	GND			
<b>B31</b>	GND			
<b>B32</b>	DP7_C2M_P	-		
<b>B33</b>	DP7_C2M_N	-		
<b>B34</b>	GND			
<b>B35</b>	GND			
<b>B36</b>	DP6_C2M_P	-		
<b>B37</b>	DP6_C2M_N	-		
<b>B38</b>	GND			

FMC Pin	FMC Port	Signal Name	ECP5 Pin #	Comment
<b>B39</b>	GND			
<b>B40</b>	RES0	-		
<b>C1</b>	GND			
<b>C2</b>	DP0_C2M_P	FMC_TXCHO_P	AK9	Set U38 to select FMC
<b>C3</b>	DP0_C2M_N	FMC_TXCHO_N	AK10	Set U36 to select FMC
<b>C4</b>	GND			
<b>C5</b>	GND			
<b>C6</b>	DP0_M2C_P	FMC_RXCHO_P	AM8	Set U37 to select FMC
<b>C7</b>	DP0_M2C_N	FMC_RXCHO_N	AM9	Set U35 to select FMC
<b>C8</b>	GND			
<b>C9</b>	GND			
<b>C10</b>	LA06_P	-		
<b>C11</b>	LA06_N	-		
<b>C12</b>	GND			
<b>C13</b>	GND			
<b>C14</b>	LA10_P	FMC_LA10_P	K28	Routed as single ended lines via
<b>C15</b>	LA10_N	FMC_LA10_N	L27	U53 voltage translator
<b>C16</b>	GND			
<b>C17</b>	GND			
<b>C18</b>	LA14_P	FMC_LA14_P	N27	
<b>C19</b>	LA14_N	-		
<b>C20</b>	GND			
<b>C21</b>	GND			
<b>C22</b>	LA18_P_CC	-		
<b>C23</b>	LA18_N_CC	-		
<b>C24</b>	GND			
<b>C25</b>	GND			
<b>C26</b>	LA27_P	-		
<b>C27</b>	LA27_N	-		
<b>C28</b>	GND			
<b>C29</b>	GND			
<b>C30</b>	SCL	FMC_I2C_SCL	AJ30	
<b>C31</b>	SDA	FMC_I2C_SDA	AK29	
<b>C32</b>	GND			
<b>C33</b>	GND			
<b>C34</b>	GA0	FMC_GA0	-	Pull-up to 3.3V
<b>C35</b>	12P0V	VCC_12V		
<b>C36</b>	GND			
<b>C37</b>	12P0V	VCC_12V		
<b>C38</b>	GND			
<b>C39</b>	3P3V	VCC_3V3		
<b>C40</b>	GND			
<b>D1</b>	PG_C2M	FMC_PG_C2M	B8	
<b>D2</b>	GND			
<b>D3</b>	GND			
<b>D4</b>	GBTCLK0_M2C_P	FMC_GBTCLK0_M2C_P	AM14	Set U47 to select FMC

FMC Pin	FMC Port	Signal Name	ECP5 Pin #	Comment
<b>D5</b>	GBTCLK0_M2C_N	FMC_GBTCLK0_M2C_N	AM15	Set U48 to select FMC
<b>D6</b>	GND			
<b>D7</b>	GND			
<b>D8</b>	LA01_P_CC	FMC_LA1_P	AB30	Routed as differential LVDS pair
<b>D9</b>	LA01_N_CC	FMC_LA1_N	AB29	
<b>D10</b>	GND			
<b>D11</b>	LA05_P	FMC_LA5_P	AD27	Routed as differential LVDS pair
<b>D12</b>	LA05_N	FMC_LA5_N	AE27	
<b>D13</b>	GND			
<b>D14</b>	LA09_P	FMC_LA9_P	AG30	Routed as single ended lines via U54 voltage translator
<b>D15</b>	LA09_N	FMC_LA9_N	AK30	
<b>D16</b>	GND			
<b>D17</b>	LA13_P	FMC_LA13_P	P26	Routed as single ended
<b>D18</b>	LA13_N	FMC_LA13_N	N26	Routed as single ended
<b>D19</b>	GND			
<b>D20</b>	LA17_P_CC	-		
<b>D21</b>	LA17_N_CC	-		
<b>D22</b>	GND			
<b>D23</b>	LA23_P	-		
<b>D24</b>	LA23_N	-		
<b>D25</b>	GND			
<b>D26</b>	LA26_P	-		
<b>D27</b>	LA26_N	-		
<b>D28</b>	GND			
<b>D29</b>	TCK	FMC_TCK	C8	
<b>D30</b>	TDI	FMC_TDI	A8	
<b>D31</b>	TDO	FMC_TDO	F9	
<b>D32</b>	3P3VAUX	VCC_3V3		
<b>D33</b>	TMS	FMC_TMS	C9	
<b>D34</b>	TRST_L	FMC_TRSTn	D9	
<b>D35</b>	GA1	FMC_GA1		Pull-down resistor
<b>D36</b>	3P3V	VCC_3V3		
<b>D37</b>	GND			
<b>D38</b>	3P3V	VCC_3V3		
<b>D39</b>	GND			
<b>D40</b>	3P3V	VCC_3V3		
<b>E1</b>	GND			
<b>E2</b>	HA01_P_CC	-		
<b>E3</b>	HA01_N_CC	-		
<b>E4</b>	GND			
<b>E5</b>	GND			
<b>E6</b>	HA05_P	-		
<b>E7</b>	HA05_N	-		
<b>E8</b>	GND			
<b>E9</b>	HA09_P	-		
<b>E10</b>	HA09_N	-		

FMC Pin	FMC Port	Signal Name	ECP5 Pin #	Comment
<b>E11</b>	GND			
<b>E12</b>	HA13_P	-		
<b>E13</b>	HA13_N	-		
<b>E14</b>	GND			
<b>E15</b>	HA16_P	-		
<b>E16</b>	HA16_N	-		
<b>E17</b>	GND			
<b>E18</b>	HA20_P	FMC_HA20_P	K32	
<b>E19</b>	HA20_N	-		
<b>E20</b>	GND			
<b>E21</b>	HB03_P	-		
<b>E22</b>	HB03_N	-		
<b>E23</b>	GND			
<b>E24</b>	HB05_P	-		
<b>E25</b>	HB05_N	-		
<b>E26</b>	GND			
<b>E27</b>	HB09_P	-		
<b>E28</b>	HB09_N	-		
<b>E29</b>	GND			
<b>E30</b>	HB13_P	-		
<b>E31</b>	HB13_N	-		
<b>E32</b>	GND			
<b>E33</b>	HB19_P	-		
<b>E34</b>	HB19_N	-		
<b>E35</b>	GND			
<b>E36</b>	HB21_P	-		
<b>E37</b>	HB21_N	-		
<b>E38</b>	GND			
<b>E39</b>	VADJ	VCC_FMC		
<b>E40</b>	GND			
<b>F1</b>	PG_M2C	FMC_PG_M2C	AM2	
<b>F2</b>	GND			
<b>F3</b>	GND			
<b>F4</b>	HA00_P_CC	-		
<b>F5</b>	HA00_N_CC	-		
<b>F6</b>	GND			
<b>F7</b>	HA04_P	-		
<b>F8</b>	HA04_N	-		
<b>F9</b>	GND			
<b>F10</b>	HA08_P	FMC_HA08_P	W31	Routed as differential LVDS pair
<b>F11</b>	HA08_N	FMC_HA08_N	Y32	
<b>F12</b>	GND			
<b>F13</b>	HA12_P	-		
<b>F14</b>	HA12_N	-		
<b>F15</b>	GND			
<b>F16</b>	HA15_P	-		

FMC Pin	FMC Port	Signal Name	ECP5 Pin #	Comment
<b>F17</b>	HA15_N	-		
<b>F18</b>	GND			
<b>F19</b>	HA19_P	FMC_HA19_P	AJ29	Routed as single ended lines via U58 voltage translator
<b>F20</b>	HA19_N	FMC_HA19_N	AK28	
<b>F21</b>	GND			
<b>F22</b>	HB02_P	-		
<b>F23</b>	HB02_N	-		
<b>F24</b>	GND			
<b>F25</b>	HB04_P	-		
<b>F26</b>	HB04_N	-		
<b>F27</b>	GND			
<b>F28</b>	HB08_P	-		
<b>F29</b>	HB08_N	-		
<b>F30</b>	GND			
<b>F31</b>	HB12_P	-		
<b>F32</b>	HB12_N	-		
<b>F33</b>	GND			
<b>F34</b>	HB16_P	-		
<b>F35</b>	HB16_N	-		
<b>F36</b>	GND			
<b>F37</b>	HB20_P	-		
<b>F38</b>	HB20_N	-		
<b>F39</b>	GND			
<b>F40</b>	VADJ	VCC_FMC		
<b>G1</b>	GND			
<b>G2</b>	CLK1_C2M_P	-		
<b>G3</b>	CLK1_C2M_N	-		
<b>G4</b>	GND			
<b>G5</b>	GND			
<b>G6</b>	LA00_P_CC	FMC_CLK_LA0_P	AD32	Routed as differential LVDS pair
<b>G7</b>	LA00_N_CC	FMC_CLK_LA0_N	AE32	
<b>G8</b>	GND			
<b>G9</b>	LA03_P	FMC_SYSREF_LA3_P	AC30	Routed as differential LVDS pair
<b>G10</b>	LA03_N	FMC_SYSREF_LA3_N	AB31	
<b>G11</b>	GND			
<b>G12</b>	LA08_P	FMC_SYNC_LA8_P	AB28	Routed as differential LVDS pair
<b>G13</b>	LA08_N	FMC_SYNC_LA8_N	AB27	
<b>G14</b>	GND			
<b>G15</b>	LA12_P	FMC_LA12_P	L29	Routed as single ended lines via U55 voltage translator
<b>G16</b>	LA12_N	FMC_LA12_N	L26	
<b>G17</b>	GND			
<b>G18</b>	LA16_P	-		
<b>G19</b>	LA16_N	-		
<b>G20</b>	GND			
<b>G21</b>	LA20_P	-		
<b>G22</b>	LA20_N	-		

FMC Pin	FMC Port	Signal Name	ECP5 Pin #	Comment
<b>G23</b>	GND			
<b>G24</b>	LA22_P	-		
<b>G25</b>	LA22_N	-		
<b>G26</b>	GND			
<b>G27</b>	LA25_P	-		
<b>G28</b>	LA25_N	-		
<b>G29</b>	GND			
<b>G30</b>	LA29_P	-		
<b>G31</b>	LA29_N	-		
<b>G32</b>	GND			
<b>G33</b>	LA31_P	-		
<b>G34</b>	LA31_N	-		
<b>G35</b>	GND			
<b>G36</b>	LA33_P	-		
<b>G37</b>	LA33_N	-		
<b>G38</b>	GND			
<b>G39</b>	VADJ	VCC_FMC		
<b>G40</b>	GND			
<b>H1</b>	VREF_A_M2C	-		
<b>H2</b>	PRSNT_M2C_L	FMC_PRSTN_M2C	AL1	
<b>H3</b>	GND			
<b>H4</b>	CLK0_M2C_P	-		
<b>H5</b>	CLK0_M2C_N	-		
<b>H6</b>	GND			
<b>H7</b>	LA02_P	FMC_SFP2_SCL	F5	I2C Voltage Translator used (U52)
<b>H8</b>	LA02_N	FMC_SFP2_SDA	B1	
<b>H9</b>	GND			
<b>H10</b>	LA04_P	FMC_SFP3_SCL	D3	I2C Voltage Translator used (U51)
<b>H11</b>	LA04_N	FMC_SFP3_SDA	C2	
<b>H12</b>	GND			
<b>H13</b>	LA07_P	-		
<b>H14</b>	LA07_N	-		
<b>H15</b>	GND			
<b>H16</b>	LA11_P	FMC_LA11_P	L30	Routed as single ended lines via U57 voltage translator
<b>H17</b>	LA11_N	FMC_LA11_N	K29	
<b>H18</b>	GND			
<b>H19</b>	LA15_P	-		
<b>H20</b>	LA15_N	-		
<b>H21</b>	GND			
<b>H22</b>	LA19_P	-		
<b>H23</b>	LA19_N	-		
<b>H24</b>	GND			
<b>H25</b>	LA21_P	-		
<b>H26</b>	LA21_N	-		
<b>H27</b>	GND			
<b>H28</b>	LA24_P	-		

FMC Pin	FMC Port	Signal Name	ECP5 Pin #	Comment
<b>H29</b>	LA24_N	-		
<b>H30</b>	GND			
<b>H31</b>	LA28_P	-		
<b>H32</b>	LA28_N	-		
<b>H33</b>	GND			
<b>H34</b>	LA30_P	-		
<b>H35</b>	LA30_N	-		
<b>H36</b>	GND			
<b>H37</b>	LA32_P	-		
<b>H38</b>	LA32_N	-		
<b>H39</b>	GND			
<b>H40</b>	VADJ	VCC_FMC		
<b>J1</b>	GND			
<b>J2</b>	CLK3_BIDIR_P	FMC_CLK3_P	R27	Routed as differential LVDS pair
<b>J3</b>	CLK3_BIDIR_N	FMC_CLK3_N	T27	
<b>J4</b>	GND			
<b>J5</b>	GND			
<b>J6</b>	HA03_P	-		
<b>J7</b>	HA03_N	-		
<b>J8</b>	GND			
<b>J9</b>	HA07_P	-		
<b>J10</b>	HA07_N	-		
<b>J11</b>	GND			
<b>J12</b>	HA11_P	-		
<b>J13</b>	HA11_N	-		
<b>J14</b>	GND			
<b>J15</b>	HA14_P	-		
<b>J16</b>	HA14_N	-		
<b>J17</b>	GND			
<b>J18</b>	HA18_P	-		
<b>J19</b>	HA18_N	-		
<b>J20</b>	GND			
<b>J21</b>	HA22_P	-		
<b>J22</b>	HA22_N	-		
<b>J23</b>	GND			
<b>J24</b>	HB01_P	-		
<b>J25</b>	HB01_N	-		
<b>J26</b>	GND			
<b>J27</b>	HB07_P	-		
<b>J28</b>	HB07_N	-		
<b>J29</b>	GND			
<b>J30</b>	HB11_P	-		
<b>J31</b>	HB11_N	-		
<b>J32</b>	GND			
<b>J33</b>	HB15_P	-		
<b>J34</b>	HB15_N	-		

FMC Pin	FMC Port	Signal Name	ECP5 Pin #	Comment
J35	GND			
J36	HB18_P	-		
J37	HB18_N	-		
J38	GND			
J39	VIO_B_M2C	-		
J40	GND			
K1	VREF_B_M2C	-		
K2	GND			
K3	GND			
K4	CLK1_M2C_P	FMC_CLK1_P	P28	Routed as differential LVDS pair
K5	CLK1_M2C_N	FMC_CLK1_N	P29	
K6	GND			
K7	HA02_P	-		
K8	HA02_N	-		
K9	GND			
K10	HA06_P	-		
K11	HA06_N	-		
K12	GND			
K13	HA10_P	-		
K14	HA10_N	-		
K15	GND			
K16	HA17_P_CC	-		
K17	HA17_N_CC	-		
K18	GND			
K19	HA21_P	FMC_HA21_P	L32	Routed as single ended line via U56 voltage translator
K20	HA21_N	-		
K21	GND			
K22	HA23_P	FMC_HA23_P	L31	Routed as single ended line via U56 voltage translator
K23	HA23_N	-		
K24	GND			
K25	HB00_P_CC	-		
K26	HB00_N_CC	-		
K27	GND			
K28	HB06_P_CC	FMC_HB06_P	Y26	Routed as differential LVDS pair
K29	HB06_N_CC	FMC_HB06_N	Y27	
K30	GND			
K31	HB10_P	-		
K32	HB10_N	-		
K33	GND			
K34	HB14_P	-		
K35	HB14_N	-		
K36	GND			
K37	HB17_P_CC	FMC_HB17_P	Y29	Routed as differential LVDS pair
K38	HB17_N_CC	FMC_HB17_N	W29	
K39	GND			
K40	VIO_B_M2C	-		

## 4.9 SFP Connectors

The KONDOR AX - Advanced System Development Board features two SFP Connectors. First SFP connector (J9) is connected to the channel 0 of DCU 1, while second SFP connector (J11) is connected to the channel 1 of DCU 1. Details how to set passive mux selectors in order to connect SERDES lanes to the SFP connectors are given in section 0. Complete pinout of J9 SFP connector is given in Table 16.

*Table 16. J8 SFP connector pinout*

SFP Pin	Signal Name	ECP5 Pin #	Comment
1	GND		
2	SFP2_TX_FAULT	AK31	Pull-up resistor
3	SFP2_TX_DISABLE	AG32	
4	SFP2_MODE_DEF2	AK32	Pull-up resistor
5	SFP2_MODE_DEF1	AJ31	Pull-up resistor
6	SFP2_MODE_DEF0	AJ32	Pull-up resistor
7	SFP2_RATE_SEL	AH32	Pull-up resistor
8	SFP2_LOS	AH30	Pull-up resistor
9	GND		
10	GND		
11	GND		
12	SFP2_RX_N	AM18	Set U39 to select J9 SFP
13	SFP2_RX_P	AM17	Set U41 to select J9 SFP
14	GND		
15	VCC 3.3V		
16	VCC 3.3V		
17	GND		
18	SFP2_TX_P	AK18	Set U42 to select J9 SFP
19	SFP2_TX_N	AK19	Set U40 to select J9 SFP
20	GND		

Complete pinout of J11 SFP connector is given in Table 17.

*Table 17. J11 SFP connector pinout*

SFP Pin	Signal Name	ECP5 Pin #	Comment
1	GND		
2	SFP3_TX_FAULT	AM28	Pull-up resistor
3	SFP3_TX_DISABLE	AL32	
4	SFP3_MODE_DEF2	AL28	Pull-up resistor
5	SFP3_MODE_DEF1	AM29	Pull-up resistor
6	SFP3_MODE_DEF0	AM30	Pull-up resistor
7	SFP3_RATE_SEL	AL30	Pull-up resistor

SFP Pin	Signal Name	ECP5 Pin #	Comment
8	SFP3_LOS	AM31	Pull-up resistor
9	GND		
10	GND		
11	GND		
12	SFP3_RX_N	AM21	Set U33 to select J11 SFP
13	SFP3_RX_P	AM20	Set U45 to select J11 SFP
14	GND		
15	VCC 3.3V		
16	VCC 3.3V		
17	GND		
18	SFP3_TX_P	AK21	Set U46 to select J11 SFP
19	SFP3_TX_N	AK22	Set U44 to select J11 SFP
20	GND		

## 4.10 Interfaces with i.MX6 processor

The ECP5UM FPGA can interface with the i.MX6 processor using one of several links available on the board. Available links between the FPGA and the i.MX6 processor are: PCIe, EIM, SPI, UART and I2C.

### 4.10.1 PCIe

PCIe x1 link is implemented between the FPGA and the i.MX6 processor, as the i.MX6 processor supports only PCIe x1 link. For PCIe link implementation channel 0 of DCU 0 is used. Details how to set passive mux selectors in order use PCIe link are given in section 0. As only RX and TX lanes are connected between the FPGA and i.MX6 processor, the Si5338 clock generator has to provide 100 MHz reference clock to the FPGA.

*Table 18. PCIe pinout*

Signal Name	ECP5 Pin #	Comment
iMX6_PCIE_RX_N	AK10	Set U25 to select PCIe
iMX6_PCIE_RX_P	AK9	Set U27 to select PCIe
iMX6_PCIE_TX_N	AM9	Set U36 to select PCIe
iMX6_PCIE_TX_P	AM8	Set U38 to select PCIe

## 4.10.2 EIM

When PCIe link is not available, the EIM interface can be used to provide link between the FPGA and the processor. On the KONDOR AX - Advanced System Development Board 32-bit wide EIM interface is implemented. Complete pinout of EIM interface is given in Table 19.

Table 19. EIM pinout

Signal Name	ECP5 Pin #	Signal Name	ECP5 Pin #
<b>EIM_D0</b>	F24	<b>EIM_WAIT</b>	A15
<b>EIM_D1</b>	A28	<b>EIM_BCLK</b>	A18
<b>EIM_D2</b>	F25	<b>EIM_DA0</b>	E19
<b>EIM_D3</b>	B26	<b>EIM_DA1</b>	B19
<b>EIM_D4</b>	E25	<b>EIM_DA2</b>	C20
<b>EIM_D5</b>	A26	<b>EIM_DA3</b>	D20
<b>EIM_D6</b>	C23	<b>EIM_DA4</b>	E11
<b>EIM_D7</b>	C26	<b>EIM_DA5</b>	C13
<b>EIM_D8</b>	F23	<b>EIM_DA6</b>	A10
<b>EIM_D9</b>	D25	<b>EIM_DA7</b>	B16
<b>EIM_D10</b>	B25	<b>EIM_DA8</b>	A14
<b>EIM_D11</b>	C25	<b>EIM_DA9</b>	D13
<b>EIM_D12</b>	C24	<b>EIM_DA10</b>	F16
<b>EIM_D13</b>	E23	<b>EIM_DA11</b>	C14
<b>EIM_D14</b>	A25	<b>EIM_DA12</b>	A16
<b>EIM_D15</b>	A24	<b>EIM_DA13</b>	B14
<b>EIM_D16</b>	D22	<b>EIM_DA14</b>	B11
<b>EIM_D17</b>	C18	<b>EIM_DA15</b>	A13
<b>EIM_D18</b>	C16	<b>EIM_A16</b>	D11
<b>EIM_D19</b>	B22	<b>EIM_A17</b>	A11
<b>EIM_D20</b>	F18	<b>EIM_A18</b>	C19
<b>EIM_D21</b>	D19	<b>EIM_CS0</b>	D23
<b>EIM_D22</b>	D16	<b>EIM_CS1</b>	D24
<b>EIM_D23</b>	A20	<b>EIM_LBA</b>	B10
<b>EIM_D24</b>	C22	<b>EIM_OE</b>	A17
<b>EIM_D25</b>	A23	<b>EIM_RW</b>	C11
<b>EIM_D26</b>	A22		
<b>EIM_D27</b>	A19		
<b>EIM_D28</b>	B23		
<b>EIM_D29</b>	F19		
<b>EIM_D30</b>	E22		
<b>EIM_D31</b>	F22		
<b>EIM_EB0</b>	D15		
<b>EIM_EB1</b>	F11		
<b>EIM_EB2</b>	F14		
<b>EIM_EB3</b>	F13		
<b>EIM_A19</b>	D18		
<b>EIM_A20</b>	D14		

Signal Name	ECP5 Pin #	Signal Name	ECP5 Pin #
<b>EIM_A21</b>	E14		
<b>EIM_A22</b>	E16		
<b>EIM_A23</b>	C15		
<b>EIM_A24</b>	F15		
<b>EIM_A25</b>	F20		

### 4.10.3 SPI, UART, I2C

Several low bandwidth interfaces between the ECP5UM FPGA and the i.MX6 processor are provided on the KONDOR AX - Advanced System Development Board. Following interfaces are implemented: SPI, UART and I2C. Pinout of low bandwidth interfaces is given in Table 20.

*Table 20. SPI, UART and I2C pinout*

Signal name	ECP5 Pin #	Interface
<b>ECSPI1_MOSI</b>	A31	SPI
<b>ECSPI1_SCLK</b>	A30	SPI
<b>ECSPI1_CS0</b>	A29	SPI
<b>ECSPI1_MISO</b>	D26	SPI
<b>I2C4_SDA</b>	AH28	I2C
<b>I2C4_SCL</b>	AJ28	I2C
<b>UART4_RX</b>	AG29	UART
<b>UART4_TX</b>	AG28	UART

## 5 i.MX6

The KONDOR AX - Advanced System Development Board features an i.MX6Solo processor.

### 5.1 Boot

A MMPF0100 Power Manager ensures proper power sequencing for the i.MX6 processor. The MMPF0100 will power up board after power is applied to the board. During boot process the i.MX6 processor execute ROM that will check boot configuration. User can change boot configuration using SW3 and SW4 DIP switches. When DIP switches are in ON position, corresponding signal is in logic 1, otherwise it is in logic 0.

The SW4 DIP switch is used to set MX6\_BOOT\_MODE0 (position 2) and MX6\_BOOT\_MODE1 (position 1) signals. Possible combinations are given in Table 21.

Table 21. SW4 DIP switches combinations

Signal Name		Selected Boot Configuration
MX6_BOOT_MODE1	MX6_BOOT_MODE0	
0	0	Boot from fuses
0	1	Serial Downloader
1	0	Internal Boot
1	1	Reserved

When boot from fuses is selected, the i.MX6 processor will boot from one of available boot sources: SPI Flash memory, SD card or eMMC memory. Selection and configuration of boot sources are done with SW3 DIP switches. List of signals set with SW3 DIP switch and corresponding positions are given in Table 22. In Table 23. are given SW4 DIP switch positions for proper configuration of supported boot sources. For more details on boot configuration one can consult an i.MX6 processor Reference Manual. When booting from fuses, power sequencing must ensure that the ECP5UM is powered after boot signals has been latched by the i.MX6 processor. This is to avoid possibility that the FPGA could change boot configuration signals that are shared with EIM interface.

*Table 22. SW3 DIP switch positions and corresponding signal names*

DIP position	Signal Name
1	MX6_BOOT_CFG1_6
2	MX6_BOOT_CFG1_5
3	MX6_BOOT_CFG1_4
4	MX6_BOOT_CFG2_3
5	MX6_BOOT_CFG2_4
6	MX6_BOOT_CFG2_5
7	MX6_BOOT_CFG2_6
8	MX6_BOOT_CFG2_7

*Table 23. Selection and configuration of boot sources*

DIP Switch Position Settings								Selected Interface
1	2	3	4	5	6	7	8	
0	1	1	x	x	x	x	x	SPI Flash
1	0	x	1	0	0	0	0	SD Card
1	1	x	1	1	0	1	0	eMMC

If serial downloader is selected as boot configuration, the i.MX6 processor will try to boot from USB OTG.

## 5.2 Debug

For debug purposes a 20-pin 100mil header J1 is connected to JTAG interface of the i.MX6 processor. Pinout of the J1 header is listed in Table 24.

*Table 24. i.MX6 JTAG header pinout*

Pin	Function	Pin	Function
1	VCC/PWR	11	VCC
2	TRSTn	12	GND
3	TDI	13	GND
4	TMS	14	GND
5	TCK	15	GND
6	RTCK	16	GND
7	TDO	17	GND
8	nSRST	18	GND
9	DE	19	GND
10	DACK	20	GND

## 5.3 SPI Flash

A M25P64 (U16) 64Mbit SPI Flash memory is connected to the i.MX6 processor. The M25P64 memory is connected to an ECSPI-3 controller. The SPI Flash memory can be used as boot source.

## 5.4 eMMC

For software storage an eMMC memory (U15) is provided on the KONDOR AX - Advanced System Development Board. The eMMC memory is connected to a USDHC-4 controller, and it can be used as boot source.

## 5.5 SD Card

If additional storage is required, a SD Card connector (J5) is provided on the KONDOR AX - Advanced System Development Board. If SD Card is inserted it can also be used as boot source for the i.MX6 processor. The SD Card is connected to a USDHC-2 controller.

## 5.6 HDMI

A HDMI output (J2) is provided on the KONDOR AX - Advanced System Development Board. As DDC\_CLK and DDC\_DAT lines are connected to an I2C2 controller, HDCP encryption is not supported on the KONDOR AX - Advanced System Development Board.

## 5.7 DDR3

As the KONDOR AX - Advanced System Development Board features the i.MX6 Solo processor, two (U9 and U10) 16-bit DDR3 memory chips (MT41K128M16JT) are mounted on the board. Result is 32-bit wide memory interface, with total size of 512 MB. Memory is routed with the fly-by topology.

## 5.8 Ethernet interface

The i.MX6 processor features a Gigabit Ethernet connection. The Gigabit Ethernet connection is implemented using RGMII interface on the i.MX6 processor and a KSZ9031RNX (U13) physical-layer transceiver. The KSZ9031RNX transceiver provides RGMII reference clock to the i.MX6 processor. The RJ45 connector (J4) includes network magnetics providing the proper signal conditioning, electromagnetic interference suppression and signal isolation. This connector includes two status LEDs (status LEDs configuration can be changed via MDC/MDIO interface).

## 5.9 Camera Interface

Camera supporting dual lane MIPI CSI-2 interface can be connected to the i.MX6 processor via a J6 connector. The J6 connector is 24 pin 0.4 mm pitch board-to-FPC connector. Pinout of the J6 connector is compatible with LI-OV5640-MIPI-AF camera (available from Leopard Imaging Inc.). Camera can be controlled using I2C2 bus, while the i.MX6 processor has to supply clock signal to camera using GPIO\_0 pin. Using GPIO pins the i.MX6 processor can control reset and power enable signal.

## 5.10 USB OTG

On the KONDOR AX - Advanced System Development Board microUSB connector (U20) is connected to an USB OTG controller of the i.MX6 processor. When OTG pin on microUSB connector is floating, USB OTG controller will be in device mode. In this mode the USB OTG controller can be used for serial download boot mode. Using USB cable that shorts OTG pin to ground USB OTG controller will switch to host mode and the i.MX6 processor will apply 5 V power to the microUSB connector. While in device mode power supply to the microUSB connector is disabled.

## 5.11 UART

On the KONDOR AX - Advanced System Development Board two UART interfaces, UART1 and UART2, are available for interface with the i.MX6 processor. The UART1

interface is connected with FT232RQ (U22), USB to serial UART chip. For UART activity indication one dual LED (with green and red indications) is provided on the board. A microUSB (U24) connector is used to interface with FT232RQ and UART1. The UART2 interface is available at J3 header. This signals are connected directly to pins of the i.MX6 processor, so only 3.3 V signal levels are supported on this header.

## 5.12 LEDs

For status indication 6 LEDs, which are connected to the i.MX6 processor, are provided on the KONDOR AX - Advanced System Development Board.

*Table 25. LEDs definition*

LED Number	i.MX6 Pin #	PCB Designator	LED Color
LED0	A18	D10	Amber
LED1	C17	D9	Amber
LED2	F16	D8	Green
LED3	D17	D7	Green
LED4	A19	D6	Red
LED5	B18	D5	Red

## 5.13 Interfaces with the ECP5UM FPGA

The i.MX6 processor can interface with the ECP5UM FPGA using one of several interfaces. High bandwidth interfaces available on the KONDOR AX - Advanced System Development Board are PCIe and EIM. Additionally, SPI, UART and I2C low bandwidth interfaces are also available on the board. The SPI interface is connected to the ECSPI1 controller, UART interface is connected to the UART4 controller, while I2C bus is connected to the I2C4 controller.

The i.MX6 processor can program and configure the ECP5UM FPGA. The FPGA programming and configuration can be done using JTAG or SSPI mode. SPI interface used for the FPGA programming is connected to the ECSPI2 controller.

When programming the FPGA in JTAG mode, select signal towards U26 analog mux has to be asserted to high state. This is required to switch JTAG signals from the FT2232 on board programming cable to the i.MX6 processor. Signals associated

with JTAG mode programming are listed Table 26. Signals associated with JTAG interface Table 26.

*Table 26. Signals associated with JTAG interface*

Signal Name	i.MX6 Pin #	Comment
<b>FPGA_TMS</b>	R1	
<b>FPGA_TDI</b>	P6	
<b>FPGA_TDO</b>	R7	
<b>FPGA_TCK</b>	R4	
<b>ECP4_JTAG_SEL</b>	T4	Set to 1 to connect JTAG interface to the i.MX6
<b>FPGA_INITn</b>	T2	
<b>FPGA_PROGRAMn</b>	R5	
<b>FPGA_DONE</b>	R2	

When programming the FPGA in SSPI mode, the FPGA has to be switched to the SSPI mode. The FPGA switches to the SSPI mode when value 001 is latched during power up on CFG[2:0] pins. Thus, to program the FPGA in SSPI mode, the i.MX6 processor has to set proper values on CFG[2:0] signals and then reset the FPGA. Details on how to reset the FPGA using FPGA\_INITn and FPGA\_PROGRAMMn can be found in ECP5UM documentation. The FPGA SPI signals are connected with the i.MX6 ECSPI controller using U28 analog mux. Signals associated with SSPI programming mode are listed in Table 27.

If the i.MX6 processor is not performing any ECP5UM FPGA configuration it is recommended to tri-state all signals associated with the ECP5UM FPGA configuration.

*Table 27. Signals associated with SSPI programming mode*

Signal Name	i.MX6 Pin #	Comment
<b>ECSPI2_SCLK</b>	U23	
<b>ECSPI2_MISO</b>	U24	
<b>ECSPI2_MOSI</b>	T21	
<b>ECSPI2_CS0</b>	V25	
<b>FPGA_CFG0</b>	T3	CFG[1:0]=01 SSPI mode (CFG0 is also used as mux select signal); CFG[1:0]=10 MSPI mode
<b>FPGA_CFG1</b>	R3	
<b>FPGA_INITn</b>	T2	
<b>FPGA_PROGRAMn</b>	R5	
<b>FPGA_DONE</b>	R2	

## Errata for PCB Revisions A & B

SERDES lanes are muxed between FMC connector and other devices on the board with passive networks. Passive networks placed are U35/U37, U36/U38, U40/U42 and U44/U46. Pinout of passive networks is depicted in legend on silkscreen, as shown in Figure 1. However, legend drawn on silkscreen is not applicable for U36/U38. Correct pinout of U36/U38 passive network is depicted in Table 27.




Figure 4: PCB Revision A & B

Table 28: Correct pinout

	3	3
1	2	2

# Index of Tables

TABLE 1: BOARD FEATURES	1
TABLE 2. NOMINAL VOLTAGES	5
TABLE 3. JTAG HEADER PINOUT (J7)	15
TABLE 4. PROGRAMMING STATUS LEDS	16
TABLE 5. SYS_I2C BUS	16
TABLE 6. SERDES LANES USED BY INTERFACE	17
TABLE 7. LIST OF SELECTED INTERFACES DEFINED BY CAPACITOR POSITION IN PASSIVE NETWORK	18
TABLE 8. SUMMARY OF POSSIBLE INTERFACES USAGE	18
TABLE 9. RMII INTERFACE PINOUT	19
TABLE 10. LIST OF SIGNALS ASSOCIATED WITH LPDDR3 MEMORY	19
TABLE 11. LIST OF VIRTUAL VCC PINS	20
TABLE 12. LED DEFINITIONS	21
TABLE 13. HEADER J17 PINOUT	21
TABLE 14. HEADER J18 PINOUT	22
TABLE 15. FMC CONNECTOR PINOUT	23
TABLE 16. J8 SFP CONNECTOR PINOUT	32
TABLE 17. J11 SFP CONNECTOR PINOUT	32
TABLE 18. PCIE PINOUT	33
TABLE 19. EIM PINOUT	34
TABLE 20. SPI, UART AND I2C PINOUT	35
TABLE 21. SW4 DIP SWITCHES COMBINATIONS	36
TABLE 22. SW3 DIP SWITCH POSITIONS AND CORRESPONDING SIGNAL NAMES	37
TABLE 23. SELECTION AND CONFIGURATION OF BOOT SOURCES	37
TABLE 24. I.MX6 JTAG HEADER PINOUT	37
TABLE 25. LEDS DEFINITION	40
TABLE 26. SIGNALS ASSOCIATED WITH JTAG INTERFACE	41
TABLE 27. SIGNALS ASSOCIATED WITH SSPI PROGRAMMING MODE	41
TABLE 28: CORRECT PINOUT	42

## Terms of use


The reproduction, transmission or use of this document or its contents is not permitted without express written authority. Offenders shall be liable for damages.

All rights, including rights created by patent grant or registration of a utility model or design, are reserved.

Technical data is subject to change at any time.

**Copyright © 2015 Mikroprojekt d.o.o. All Rights Reserved.**

## Contact info



**Mikroprojekt d.o.o.**

Aleja Blaža Jurišića 9,  
HR-10040 Zagreb, Croatia  
T/F: +385 1 2455 659

[contact@mikroprojekt.hr](mailto:contact@mikroprojekt.hr)  
<http://www.mikroprojekt.hr>

 mikroprojekt

MB:03552624 | OIB:10067934951 | Zagrebačka banka **žiro račun** 2360000-1101431443 | IBAN: HR0823600001101431443  
Subjekt upisan na Trgovačkom sudu u Zagrebu pod brojem **MBS 080037797** | Temeljni kapital 21.000,00 kn uplaćen u cijelosti.

Osnivači/članovi društva: **Damir Ježić**, jedini član d.o.o.

Osoba ovlaštena za zastupanje: **Damir Ježić**, direktor, zastupa društvo pojedinačno i samostalno